In this work, we for the first time study the DC and dynamic characteristic variability in 16-nm-gate high-κ/metal gate (HKMG) complementary metal-oxide-semiconductor (CMOS) devices and circuit induced by random interface traps (ITs) at Si/high-κ interface. Totally random devices with 2D ITs at Si/HfO 2 interface are incorporated into 3D device simulation. Random ITs' number, position and density on fluctuations of threshold voltage (V th ), on-/off-state current, gate capacitance, cutoff frequency, intrinsic gate delay, and noise margin (NM) of timings are explored. The results of this study indicate the random ITs induced fluctuation of NM is 20 mV which is smaller than 30 mV resulting from the random dopants. Note that the random position of ITs induces rather different fluctuations in DC/AC and timing in spite of the same number of ITs.
This approach enables us to explore 16-nm CMOS digital circuit without compact models [1] [2] [4] [5] . Fig. 3(b) . Not shown here, we also simulate the g m as well as P-MOS device's characteristics. The g m decreases as the number of ITs increases. Thus, the cutoff frequency and intrinsic gate delay of the studied N-MOS device are studied in Figs. 3(c) and 3(d), respectively, where the insets give the definition of these quantities. The intrinsic cutoff frequency of the studied device is decreased as the number of ITs is increased, and the intrinsic gate delay is increased as the number of ITs is increased. Fig. 4 
